Basic “Hello World” with a NIOS II processor for 
           
          the MAX10 FPGA Development Kit and a Digilent 
                              PmodCLP LCD 
           
           
           
           
           
           
           
                             
          ©2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS 
          and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in 
          other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as 
          described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current 
          specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at 
          any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, 
          or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest 
          version of device specifications before relying on any published information and before placing orders for products or services. 
           
       Table of Contents 
       Overview ....................................................................................................................................................... 3 
       Theory of Operation...................................................................................................................................... 3 
       Simple Demo Setup ....................................................................................................................................... 4 
       How to compile the hardware ...................................................................................................................... 7 
       How to compile the software ....................................................................................................................... 7 
       Merging the NIOS executable into the FPGA configuration file ................................................................. 13 
        
                     
                  Overview  
                  The following external parts are needed to demonstrate the design example;  
                          MAX10 10M50 FPGA Development kit  
                          Mini-USB cable for programming the device 
                          A Digilent PmodCLP LCD screen – can be purchased here 
                          Quartus 14.1 or later 
                                o  This is required only if you want to modify or recompile the example)  
                                o  Quartus 14.1 must have “Update 1” installed. Please refer to the Altera Download 
                                    Center for information on updates.  
                          IMPORTANT: only use the 12V, 2A AC adapter that came with this kit. Do not use other 
                           power supplies from other Altera kits, these have higher voltage and may blow out the kit’s 
                           power circuits  
                  Theory of Operation 
                   
                          Nios IIe Core                                                            LCD Display 
                                                                                                   (16207) 
                                                                         32KB on-chip 
                                                                         RAM 
                                                                                                                           
                                                        Figure 1: Hello World Design Block Diagram 
                  The NIOS II processor is used to print a basic “hello world” message to an LCD. The provided Optrex 
                  16207 LCD Controller Core is used to control the LCD through the NIOS. More information on its 
                  functionality can be found in Chapter 9 of the IP Peripheral User Guide. 
                                                       
                     Simple Demo Setup 
                          1.  Connect the LCD card to the 2 PMOD connectors on the 10M50 Dev Kit. The PMOD Card’s J1 
                               connector mates with the Dev Kit’s J5 and the PMOD Card’s J2 connector mates with the Dev 
                               Kit’s J4. 
                          2.  Connect the power cord to the power plug, and connect a mini USB from your PC/laptop to the 
                               J12 USB connector (labeled as USB 1 on the silkscreen) on the top left of the kit. You’re set up 
                               should look like below: 
                                                                                                                                                         
                          3.  The design package includes a pre-compiled version of the design under the master_image 
                               folder. This version of the configuration includes the combined FPGA configuration and NIOS 
                               executable. Follow these instructions to load the design onto your kit: 
                                     a.  Make sure the board is powered on (push the blue power button) and that the USB is 
                                          connected on J12. 
                                     b.  Startup Quartus. Then start the programmer from Tools → Programmer. 
                                     c.   Click Hardware Setup → USB-Blaster II and select Add Hardware